difference between synchronous reset and asynchronous reset in verilog